

800G OSFP 2xFR4 Optical Transceiver

Features

- Dual Duplex LC/APC optical connectors
- 8x106.25Gbps (53.125GBd PAM4) electrical interface
- 8x106.25Gbps (53.125GBd PAM4) optical interface
- Up to 2km over SMF
- Power dissipation $\leq 16W$
- Operating case temperature: 0°C to 70°C
- Built-in digital diagnostic functions
- 3.3V power supply voltage
- RoHS compliant

Standards Compliance

- IEEE802.3ck and IEEE 802.3df compliant
- OSFP MSA 5.0 and CMIS 5.1 compliant

Applications

- 800G Ethernet
- Data center networks
- InfiniBand NDR

General Description

The 800G OSFP 2xFR4 optical transceiver is designed for 800Gbps Ethernet links and supports 2km of SMF transmission. The transceiver features 8 independent electrical I/O channels, each with a maximum rate of 106.25Gbps. The transceiver operates at central wavelengths of 1271nm, 1291nm, 1311nm and 1331 nm.

The module's transmitter path integrates an 8:8 PAM4 Retimer ODSP with a high-swing output driver, connected externally to a Silicon photonics MZM chip integrated CWDM 4-wavelength multiplexers and continuous-wave laser.

The receiver path includes CWDM 4-wavelength DeMUX and two 4-channel PD and TIA arrays, also integrates PAM4 retimer.

The module's electrical interface complies with the IEEE 802.3ck-defined 800GAUI-8 standard and follows the OSFP MSA specification.

Part No.	Specifications					
	Package	Data rate	Wavelength	Temp	Reach	Optical Interface
VD5Q5-GCW4R	OSFP-RHS	850Gbps	1271nm,1291nm 1311nm,1331nm	0~70°C	2km	Dual Duplex LC
VD5Q5-GCW4C	OSFP-Close Finned	850Gbps	1271nm,1291nm 1311nm,1331nm	0~70°C	2km	Dual Duplex LC
VD5Q5-GCW4P	OSFP-Open Finned	850Gbps	1271nm,1291nm 1311nm,1331nm	0~70°C	2km	Dual Duplex LC

1 Absolute Maximum Ratings and Operation Conditions

Table 1.1 Absolute Maximum Ratings

Parameter	Symbol	Unit	Min	Max
Supply Voltage	V _{CC}	V	-0.3	3.6
Storage Temperature	T _{STO}	°C	-40	85
RelativeHumidity (Non-condensing)	RH	%	5	85
Control Input Voltage	V _i	V	-0.3	V _{CC} +0.3

Table 1.2 Operating Conditions

Parameter	Symbol	Unit	Min	Typ	Max	NOTE
Power Supply Voltage	V _{CC}	V	3.135	3.3	3.465	
Case Operating Temperature	T _{OP}	°C	0		70	
Relative Humidity (Non-condensing)	RH	%	15		85	
I2C Clock Frequency		kHz		100	400	

2 OSFP Parameters

2.1 OSFP Electrical Pin Assignment

The OSFP module is based on a 60 pin electrical connector with pin out as specified in OSFP Hardware specification. The 60 electrical pins allow exchanging high speed data, control and alarm signals between module and host board. The pin-outs are summarized below:

Top Side (viewed from top)

60	GND	
59	TX1p	
58	TX1n	
57	GND	
56	TX3p	
55	TX3n	
54	GND	
53	TX5p	
52	TX5n	
51	GND	
50	TX7p	
49	TX7n	
48	GND	
47	SDA	
46	VCC	
45	VCC	
44	INT/RSTn	
43	GND	
42	RX8n	
41	RX8p	
40	GND	
39	RX6n	
38	RX6p	
37	GND	
36	RX4n	
35	RX4p	
34	GND	
33	RX2n	
32	RX2p	
31	GND	

----- Module Card Edge -----

Bottom Side (viewed from bottom)

	GND	1
	TX2p	2
	TX2n	3
	GND	4
	TX4p	5
	TX4n	6
	GND	7
	TX6p	8
	TX6n	9
	GND	10
	TX8p	11
	TX8n	12
	GND	13
	SCL	14
	VCC	15
	VCC	16
	LPWn/PRSn	17
	GND	18
	RX7n	19
	RX7p	20
	GND	21
	RX5n	22
	RX5p	23
	GND	24
	RX3n	25
	RX3p	26
	GND	27
	RX1n	28
	RX1p	29
	GND	30

Figure 2.1 OSFP module pinout

Pad#	Symbol	Description	Logic	Direction	Plug Sequence	Notes
1	GND	Ground				
2	TX2p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
3	TX2n	Transmitter Data Inverted	CML-I	nput from Host	3	
4	GND	Ground			1	
5	TX4p	Transmitter Data Non-Inverted	CML-I	nput from Host	3	
6	TX4n	Transmitter Data Inverted	CML-I	Input from Host	3	
7	GND	Ground			1	
8	TX6p	Transmitter Data Non-Inverted	CML-I	nput from Host	3	
9	TX6n	Transmitter Data Inverted	CML-I	nput from Host	3	
10	GND	Ground			1	
11	TX6p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
12	TX6n	Transmitter Data Inverted	CML-I	nput from Host	3	
13	GND	Ground				
14	SCL	2-wire serial interface clock	LVC MOS-VO	Bi-directional	3	Open-Drain with pull-up resistor on Host
15	VCC	+3.3V Power		Power from Host	2	
16	VCC	+3.3V Power		Power from Host	2	
17	LPWn/PRSn	Low-Power Mode/Module Present	Multi-Level	Bi-directional	3	See pin description for required circuit
18	GND	Ground			1	
19	RX7n	Receiver Data Inverted	CML-O	Output to Host	3	
20	RX7p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
21	GND	Ground				
22	RX5n	Receiver Data Inverted	CML-O	Output to Host	3	
23	RX5p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
24	GND	Ground			1	
25	RX3n	Receiver Data Inverted	CML-O	Output to Host	3	
26	RX3p	Receiver Data Non-Inverted	CML-O	Output to Host	3	

27	GND	Ground				
28	RX1n	Receiver Data Inverted	CML-O	Output to Host	3	
29	RX1p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
30	GND	Ground				
31	GND	Ground				
32	RX2p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
33	RX2n	Receiver Data Inverted	CML-O	Output to Host	3	
34	GND	Ground			1	
35	RX4p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
36	RX4n	Receiver Data Inverted	CML-O	Output to Host	3	
37	GND	Ground			1	
38	RX6p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
39	RX6n	Receiver Data Inverted	CML-O	Output to Host	3	
40	GND	Ground				
41	RX8p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
42	RX8n	Receiver Data Inverted	CML-O	Output to Host	3	
43	GND	Ground				
44	INT/RSTn	Module Interrupt/Module Reset	Multi-Level	Bi-directional	3	See pin description for required circuit
45	VCC	+3.3V Power		Power from Host	2	
46	VCC	+3.3V Power		Power from Host	2	
47	SDA	2-wire serial interface Data	LVC MOS-VO	Bi-directional	3	Open-Drain with pull-up resistor on Host
48	GND	Ground				
49	TX7n	Transmitter Data Inverted	CML-I	Input from Host	3	
50	TX7p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
51	GND	Ground				
52	TX5n	Transmitter Data Inverted	CML-I	Input from Host	3	
53	TX5p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
54	GND	Ground				

55	TX3n	Transmitter Data Inverted	CML-I	Input from Host	3	
56	TX3p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
57	GND	Ground				
58	TX1n	Transmitter Data Inverted	CML-I	Input from Host	3	
59	TX1p	Transmitter Data Non-Inverted	CML-1	Input from Host	3	
60	GND	Ground				

2.2 OSFP Electric Ports Definition

Parameter	Symbol	Unit	Min	Typ	Max	Note
Power Supply Current	I _{cc}	mA			5100	
Power On Initialization Time	T _{init}	ms			2000	
Transmitter						
Signaling Speed, each lane		GBd		53.125		
Signaling Speed Tolerance		ppm	-50		+50	
Differential pk-pk input voltage tolerance	V _{in,pp}	mV	900			
Differential Input Impedance	Z _{in}	Ohms	90	100	110	
Effective return loss	ERL	dB	8.5			
Single-ended voltage tolerance range		V	-0.4		3.3	
DC Common Mode Voltage		V	-0.35		2.85	
Receiver						
Signaling Speed, each lane		GBd		53.125		
Signaling Speed Tolerance		ppm	-50		+50	
Differential pk-pk output voltage	V _{out,pp}	mV			600	
Short mode						
Long mode						
Disabled						
Eye Height	EH	mV	15			
Vertical eye closure, VEC		dB			12	

Differential Output Impedance	Zout	Ohms	90	100	110	
Transition Time, 20% to 80%	Tr, Tf	ps	8.5			
DC Common Mode Voltage			-0.35		2.85	

2.3 Optical Characteristics

Parameter	Symbol	Unit	Min	Typ	Max	Note
Transmitter						
Signaling Speed		GBd		53.125		
Signaling Speed Tolerance		ppm	-50		+50	
Modulation Format			PAM4			
Lane Wavelength(Tx1,Tx5)	λ_1	nm	1264.5	1271	1277.5	
Lane Wavelength(Tx2,Tx6)	λ_2	nm	1284.5	1291	1297.5	
Lane Wavelength(Tx3,Tx7)	λ_3	nm	1304.5	1311	1317.5	
Lane Wavelength(Tx4,Tx8)	λ_4	nm	1324.5	1331	1337.5	
Side Mode Suppression Ratio	SMSR	dB	30			
Average TX Power	Pavg	dBm	-3.2		4.4	a,b
Outer Optical Modulation Amplitude for TDECQ < 1.4dB for 1.4dB ≤ TDECQ ≤ 3.4dB	OMAouter	dBm	-0.2 -1.6+TDECQ		3.7	c
Extinction Ratio	ER	dB	3.5			
Average launch power of OFF transmitter, each lane	Poff	dBm			-15	
Transmitter and dispersion eye closure for PAM4	TDECQ	dB			3.4	
Transmitter eye closure for PAM4	TECQ	dB			3.4	
TDECQ - TECQ		dB			2.5	
Transmitter overshoot and undershoot					22%	
Transmitter power excursion		dBm			5	

Transmitter transition time		ps			17	
Relative Intensity Noise	RIN	dB/Hz			-136	
Optical return loss tolerance	ORTL	dB			17.1	
Transmitter reflectance		dB			-26	d
Receiver						
Signaling Speed		GBd		53.125		
Signaling Speed Tolerance			-50		+50	
Modulation Format		PAM4				
Lane Wavelength(Rx1,Rx5)	λ_1	nm	1264.5	1271	1277.5	
Lane Wavelength(Rx2,Rx6)	λ_2	nm	1284.5	1291	1297.5	
Lane Wavelength(Rx3,Rx7)	λ_3	nm	1304.5	1311	1317.5	
Lane Wavelength(Rx4,Rx8)	λ_4	nm	1324.5	1331	1337.5	
Damage Threshold			4.5			f
Average RX Power		dBm	-7.2		4.4	g
RX Power (OMA _{outer})		dBm			3.7	
RX Reflectance		dBm			-26	
RX Sensitivity (OMA _{outer}) for TECQ < 1.4dB for 1.4dB ≤ TECQ ≤ 3.4dB		dBm			-4.6 -6+TECQ	e
Stressed RX Sensitivity (OMA _{outer})		dBm			-2.6	
Conditions of Stressed RX Sensitivity Test (note i)						
Stressed eye closure for PAM4 (SECQ), lane under test	SECQ	dB		3.4		h
OMA _{outer} of Each Aggressor Lane				4.2		

Notes:

a. Average launch power, each lane (min) is not the principal indicator of signal strength. A transmitter with launch power below this value cannot be compliant; however, a value above this does not ensure compliance.

b. Average launch power of -2.9 dBm corresponds to an OMA of -0.8 dBm with an extinction ratio of approximately 10 dB or an OMA of -0.1 dBm with an extinction ratio of approximately 16 dB.

- c. For 400GBASE-DR4, the requirement on the OMA_{outer} (min) applies even in the cases where TDECQ < 1.4 dB.
- d. Transmitter reflectance is defined looking into the transmitter.
- e. Measured with conformance test signal at TP3 for BER=2.4x10⁻⁴.
- f. The receiver shall be able to tolerate, without damage, continuous exposure to an optical input signal having this average power level. The receiver does not have to operate correctly at this input power.
- g. Average receive power, each lane (min) is not the principal indicator of signal strength. A received power below this value cannot be compliant; however, a value above this does not ensure compliance
- h. Measured with conformance test signal at TP3 (see 124.8.10) for the BER specified in 124.1.1.
- i. These test conditions are for measuring stressed receiver sensitivity. They are not characteristics of the receiver.

2.3 Digital Diagnostic Functions

Parameter	Symbol	Min	Max	Units	Notes
Temperature monitor absolute error	DMI_Temp	-3	3	°C	Over operating temperature range
Supply voltage monitor absolute error	DMI_VCC	-0.1	0.1	V	Over full operating range
Channel RX power monitor absolute error	DMI_RX_Ch	-2	2	dB	
Channel Bias current monitor	DMI_Ibias_Ch	-10%	10%	mA	
Channel TX power monitor absolute error	DMI_TX_Ch	-2	2	dB	

2.4 Recommended Power Supply Filter

Figure 2.2 provides an example implementation for a 3.3V power filter on the host board. If an alternate circuit is used for power filtering then the same filter characteristics as this example filter shall be met.




Figure 2.2 Recommended Host Board Power Supply Filtering

2.5 OSFP Host Board and Module Block Diagram

Figure 2.3 is an example block diagram of the host board's connections to the OSFP module.




Figure 2.3 OSFP Host Board and Module Block Diagram

2.6 Module Memory Map




Figure 2.4 Digital Diagnostic Memory Map

3 Environment Regulation Compliance and product Safety

Category	Standard
Radiated Emissions	EN 55032 Class B CISPR 32 Class B FCC rules 47 CFR Part15
Radiated Immunity	EN 55035 CISPR 35 IEC/EN 61000-4-3
RoHS	EU RoHS 2.0 (2011/65/EU) REACH (EC 1907/2006) China RoHS SJ/T 11363
Laser Safety	IEC 60825-1:2014+A11:2021 FDA/CDRH Class 1 Laser Product, 21 CFR 1040.10 & 1040.11
ESD	IEC 61000-4-2; ANSI/ESDA/JEDEC JS-001; MIL-STD-883C Contact $\pm 8\text{kV}$, Air $\pm 15\text{kV}$
Flammability (PCB)	UL Class 94 V-0
Reliability	GR-468-CORE、IEC 61300-2

4 Important Notice

Performance figures, data and any illustrative material provided in this data sheet are typical and must be specifically confirmed in writing by VITAL before they become applicable to any particular order or contract. In accordance with the VITAL policy of continuous improvement specifications may change without notice.

The publication of information in this data sheet does not imply freedom from patent or other protective rights of VITAL or others. Further details are available from any VITAL sales representative.

5 Revision History

Revision	Date	Description
V1.0	2026.4.10	Advance Release.